收藏本站
the slave address. Next follows a number of data
bytes. The slave returns an acknowledge bit after
each received byte. Data is transferred with the most
significant bit (MSB) first.
Data transfer from a slave transmitter to a master
receiver. The first byte (the slave address) is trans-
mitted by the master. The slave then returns an
acknowledge bit. Next follows a number of data
bytes transmitted by the slave to the master. The
master returns an acknowledge bit after all received
bytes other than the last byte. At the end of the last
received byte, a not acknowledge is returned.
The master device generates all the serial clock puls-
es and the START and STOP conditions. A transfer is
ended with a STOP condition or with a repeated
START condition. Since a repeated START condition
is also the beginning of the next serial transfer, the
bus will not be released. Data is transferred with the
most significant bit (MSB) first.
Extremely Accurate I2C RTC with
Integrated Crystal and SRAM
...
A
XXXXXXXX
A
1101000
S
0
XXXXXXXX
A
XXXXXXXX
A
XXXXXXXX
A
P
<R/W>
<WORD ADDRESS (n)>
<DATA (n)>
<DATA (n + 1)>
<DATA (n + X)
S - START
A - ACKNOWLEDGE (ACK)
P - STOP
R/W - READ/WRITE OR DIRECTION BIT ADDRESS
DATA TRANSFERRED
(X + 1 BYTES + ACKNOWLEDGE)
MASTER TO SLAVE
SLAVE TO MASTER
<SLAVE
ADDRESS>
Figure 3. Data Write—Slave Receiver Mode
...
A
XXXXXXXX
A
1101000
S
1
XXXXXXXX
A
XXXXXXXX
A
XXXXXXXX
A
P
S - START
A - ACKNOWLEDGE (ACK)
P - STOP
A - NOT ACKNOWLEDGE (NACK)
R/W - READ/WRITE OR DIRECTION BIT ADDRESS
DATA TRANSFERRED
(X + 1 BYTES + ACKNOWLEDGE)
NOTE: LAST DATA BYTE IS FOLLOWED BY A NACK.
MASTER TO SLAVE
SLAVE TO MASTER
<R/W>
<DATA (n)>
<DATA (n + 1)>
<DATA (n + 2)>
<DATA (n + X)>
<SLAVE
ADDRESS>
Figure 4. Data Read—Slave Transmitter Mode
S - START
Sr - REPEATED START
A - ACKNOWLEDGE (ACK)
P - STOP
A - NOT ACKNOWLEDGE (NACK)
R/W - READ/WRITE OR DIRECTION BIT ADDRESS
<R/W>
<WORD ADDRESS (n)>
<SLAVE ADDRESS (n)>
<SLAVE
ADDRESS>
<R/W>
A
XXXXXXXX
A
1101000
SSr
0
A
1
DATA TRANSFERRED
(X + 1 BYTES + ACKNOWLEDGE)
NOTE: LAST DATA BYTE IS FOLLOWED BY A NACK.
MASTER TO SLAVE
SLAVE TO MASTER
A
XXXXXXXX
A
XXXXXXXX
A
XXXXXXXX
A
P
<DATA (n)>
<DATA (n + 1)>
<DATA (n + 2)>
<DATA (n + X)>
...
Figure 5. Data Write/Read (Write Pointer, Then Read)—Slave Receive and Transmit
DS3232
Maxim Integrated
17
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
DS3234S# IC RTC W/TCXO 20-SOIC
DS32C35-33#T&R IC RTC ACCURATE I2C 3.3V 20-SOIC
DS3911T+ IC DAC 10BIT I2C QUAD 14TDFN
DS4000KI/WBGA IC OSC TCXO 19.44MHZ 24-BGA
DS4026S+WCN IC OSC TCXO 25MHZ 16-SOIC
DS4100HW+ IC OSC CLOCK 100MHZ 10LCCC
DS4266P+ IC OSC CLOCK 266MHZ 10-LCCC
DS4302Z-020/T&R IC DAC 5-BIT SGL 0-2.0V 8-SOIC
相关代理商/技术参数
DS3232SN#-W 功能描述:实时时钟 RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 总线接口:I2C 日期格式:DW:DM:M:Y 时间格式:HH:MM:SS RTC 存储容量:64 B 电源电压-最大:5.5 V 电源电压-最小:1.8 V 最大工作温度:+ 85 C 最小工作温度: 安装风格:Through Hole 封装 / 箱体:PDIP-8 封装:Tube
DS3234 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:Extremely Accurate SPI Bus RTC with Integrated Crystal and SRAM
DS3234_07 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:Extremely Accurate SPI Bus RTC with Integrated Crystal and SRAM
DS3234_08 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:Extremely Accurate SPI Bus RTC with Integrated Crystal and SRAM
DS3234_10 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:Extremely Accurate SPI Bus RTC with Integrated Crystal and SRAM
DS3234_BREAKOUT_ 制造商:MCM 功能描述:DS3234 BREAKOUT BOARD 制造商:PREMIER FARNELL 功能描述:DS3234 BREAKOUT BOARD
DS3234_BREAKOUT_B34 制造商:Distributed By MCM 功能描述:DS3234 Real Time Clock Breakout Board
DS3234S 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:Extremely Accurate SPI Bus RTC with Integrated Crystal and SRAM